Post reply

The message has the following error or errors that must be corrected before continuing:: Warning: this topic has not been posted in for at least 120 days.
Unless you're sure you want to reply, please consider starting a new topic.

Name
Email
Subject
Message icon

Other options

Return to this topic
Don't use smileys

Verification:

Please leave this box empty:

Shortcuts: ALT+S post or ALT+P preview

Topic summary

Posted by JayN

- January 26, 2021, 00:00:07

Quote from: DF on January 25, 2021, 16:02:09
I have high doubts this time schedule actually happens. And in fact I'd bet that Rocket Lake is out because Intel doesn't believe it either.

The slides from q4 earnings call show Rocket Lake status as "shipping" and Alder Lake and Sapphire Rapids as "sampling" or "broadly sampling"

Posted by Spunjji

- January 25, 2021, 17:46:20

Quote from: _MT_ on January 25, 2021, 16:49:54
Quote from: Buba The II (Bubba) on January 25, 2021, 16:11:26
Inb4 the usual AMD crowd (the semiconductor experts, corporate policy experts, etc), I just wanted to ask out reporter:
what in God's name is "enhanced 10 nm SuperFin architecture"?
That's Intel's new naming convention for fabrication nodes. Instead of 10 nm ++, you've got Enhanced SuperFin. Actually, it would have been 10 nm +++. But the first generation of 10 nm was so bad that Intel would like to erase it from history and pretend it never existed. :-) I don't think details were published yet as to what changes were made over SuperFin (used to make Tiger Lake).

Just validating that this is 100% accurate.

Posted by sorin

- January 25, 2021, 17:39:18

48 EU with 4800-5400 mhz DDR5 will be around 1.000-1.500 FP32 GFLOPS, around a Vega 6/7 in performance.

Posted by _MT_

- January 25, 2021, 16:49:54

Quote from: Buba The II (Bubba) on January 25, 2021, 16:11:26
Inb4 the usual AMD crowd (the semiconductor experts, corporate policy experts, etc), I just wanted to ask out reporter:
what in God's name is "enhanced 10 nm SuperFin architecture"?

That's Intel's new naming convention for fabrication nodes. Instead of 10 nm ++, you've got Enhanced SuperFin. Actually, it would have been 10 nm +++. But the first generation of 10 nm was so bad that Intel would like to erase it from history and pretend it never existed. :-) I don't think details were published yet as to what changes were made over SuperFin (used to make Tiger Lake).

Posted by Buba The II (Bubba)

- January 25, 2021, 16:11:26

Inb4 the usual AMD crowd (the semiconductor experts, corporate policy experts, etc), I just wanted to ask out reporter:
what in God's name is "enhanced 10 nm SuperFin architecture"?

Posted by DF

- January 25, 2021, 16:02:09

I have high doubts this time schedule actually happens. And in fact I'd bet that Rocket Lake is out because Intel doesn't believe it either. But it's good to have goals.

Posted by Redaktion

- January 25, 2021, 15:48:50

Intel may launch the 12th gen Alder Lake-S family as early as September this year alongside 600-series chipset-based motherboards, just six months after Rocket Lake-S becomes available. Alder Lake-S will feature a similar Xe LP iGPU as Tiger Lake and Rocket Lake-S but now, we may also get to see a GT0.5 variant.

https://www.notebookcheck.net/Intel-12th-gen-Alder-Lake-S-rumored-to-launch-in-September-expected-to-feature-GT0-5-and-GT1-Xe-LP-iGPUs.516755.0.html